It looks like you're offline.
Donate
♥
English (en)
العربية (ar)
Čeština (cs)
Deutsch (de)
English (en)
Español (es)
Français (fr)
हिंदी (hi)
Hrvatski (hr)
Italiano (it)
Português (pt)
Română (ro)
Sardu (sc)
తెలుగు (te)
Українська (uk)
中文 (zh)
Filipino (tl)
My Books
Browse
Menu
Subjects
Trending
Library Explorer
Lists
Collections
K-12 Student Library
Book Talks
Random Book
Advanced Search
All
All
Title
Author
Text
Subject
Lists
Advanced
Log In
Sign Up
My Open Library
Log In
Sign Up
Browse
Subjects
Trending
Library Explorer
Lists
Collections
K-12 Student Library
Book Talks
Random Book
Advanced Search
Contribute
Add a Book
Recent Community Edits
Resources
Help & Support
Developer Center
Librarians Portal
My Books
Browse
Menu
Subjects
Trending
Library Explorer
Lists
Collections
K-12 Student Library
Book Talks
Random Book
Advanced Search
Last edited by
ImportBot
September 29, 2008 |
History
Edit
Lucas Sebastian Heusler
1 work
Add another?
Details
Grid
— Show
only ebooks
?
Transistor sizing for timing optimization of combinational digital CMOS circuits
by
Lucas Sebastian Heusler
First published in 1990
2 editions
Locate
✓
Add to List
Remove From Shelf
Want to Read
Currently Reading
Already Read
My Reading Lists:
Create a new list
Create a new list
×
Close
Name:
Description:
Create new list
Cancel
Subjects
Complimentary Metal oxide semiconductors
Design and construction
Metal oxide semiconductors, Complimentary
Transistor-transistor logic circuits
Add to List
My Reading Lists:
Create a new list
ID Numbers
OLID: OL5314685A
Links
outside Open Library
No links yet.
Add one
?
Download catalog record:
RDF
/
JSON
